MEMORY Mobile FCRAM[™] CMOS

64M Bit (4 M word imes 16 bit) Mobile Phone Application Specific Memory

MB82DP04184E-65L

DESCRIPTION

The Fujitsu MB82DP04184E is a CMOS Fast Cycle Random Access Memory (FCRAM*) with asynchronous Static Random Access Memory (SRAM) interface containing 67,108,864 storages accessible in a 16-bit format.

This MB82DP04184E is suited for mobile applications such as Cellular Handset and PDA.

*: FCRAM is a trademark of Fujitsu Limited, Japan.

FEATURES

- Asynchronous SRAM Interface
- Fast Access Time : tAA = tCE = 65 ns Max
- 8 words Page Access Capability : tPAA = 20 ns Max
- Low Voltage Operating Condition : VDD = 2.6 V to 3.1 V
- Wide Operating Temperature : T_A = 0 °C to + 70 °C
- Byte Control by LB and UB
- Low Power Consumption : IDDA1 = 40 mA Max
 - $I_{DDS1} = 200 \ \mu A Max$
- Various Power Down mode : Sleep

8M-bit Partial 16M-bit Partial

- Shipping Form : Wafer, Chip, 71-ball plastic FBGA


MAIN SPECIFICATIONS

| Parameter | MB82DP04184E-65L |
|----------------------------------|------------------|
| Access Time (Max) (tce, taa) | 65 ns |
| Active Current (Max) (Idda1) | 40 mA |
| Standby Current (Max) (IDDS1) | 200 μΑ |
| Power Down Current (Max) (IDDPS) | 10 μΑ |



MB82DP04184E-65L

■ PIN ASSIGNMENT




■ PIN DESCRIPTION

| Pin Name | Description |
|-----------------------------------|---------------------------------|
| A ₂₁ to A ₀ | Address Input |
| CE1 | Chip Enable 1 (Low Active) |
| CE2 | Chip Enable 2 (High Active) |
| WE | Write Enable (Low Active) |
| ŌĒ | Output Enable (Low Active) |
| LB | Lower Byte Control (Low Active) |
| UB | Upper Byte Control (Low Active) |
| DQ7 to DQ0 | Lower Byte Data Input/Output |
| DQ15 to DQ8 | Upper Byte Data Input/Output |
| Vdd | Power Supply Voltage |
| Vss | Ground |
| NC | No Connection |

MB82DP04184E-65L

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

| Mode | CE2 | CE1 | WE | OE | LB | UB | A21 to A0 | DQ7 to DQ0 | DQ₁₅ to DQଃ | | | | | | | | | | |
|--------------------------|-----|-----|----|----|----|-----|-----------|---------------|----------------|-------------|-----------------|-----------------|-------|-----------------|--------|---|-------|--------|-----------------|
| Standby (Deselect) | Н | н | х | Х | Х | х | х | High-Z | High-Z | | | | | | | | | | |
| Output Disable*1 | | | н | Н | х | х | *3 | High-Z | High-Z | | | | | | | | | | |
| Output Disable (No Read) | | | | | Н | Н | Valid | High-Z | High-Z | | | | | | | | | | |
| Read (Upper Byte) | - | Н | | L | L | | | | | | | | | L | Н | L | Valid | High-Z | Output Valid |
| Read (Lower Byte) | | | | | | | | П | | | L | н | Valid | Output Valid | High-Z | | | | |
| Read (Word) | н | Н | н | | | L | | L | L | Valid | Output Valid | Output Valid | | | | | | | |
| No Write | | | | | Н | н | Valid | Invalid | Invalid | | | | | | | | | | |
| Write (Upper Byte) | | | L | L | | H*4 | Н | L | Valid | Invalid | Input Valid | | | | | | | | |
| Write (Lower Byte) | | | | | | L | н | Valid | Input Valid | Invalid | | | | | | | | | |
| Write (Word) | | | | | | L | L | Valid | Input Valid | Input Valid | | | | | | | | | |
| Power Down*2 | L | х | х | Х | х | х | х | High-Z | High-Z | | | | | | | | | | |

Note : L = VIL, H = VIH, X can be either VIL or VIH, High-Z = High impedance

*1 : Should not be kept this logic condition longer than 1 μ s.

- *2 : Power Down mode can be entered from standby state and all DQ pins are in High-Z state. Data retention depends on the selection of Power Down program. Refer to "■ POWER DOWN" for the detail.
- *3 : Can be either V_{IL} or V_{IH} but must be valid before read or write.
- *4 : OE can be VL during write operation if the following conditions are satisfied;
 - (1) Write pulse is initiated by CE1. Refer to "(12) Read/Write Timing 1-1 (CE1 Control)" in "■ TIMING DIAGRAMS".
 - (2) $\overline{\text{OE}}$ stays V_{IL} during write cycle.

POWER DOWN

Power Down

The Power Down is low power idle state controlled by CE2. CE2 Low drives the device in Power Down mode and maintains low power idle state as long as CE2 is kept Low. CE2 High resumes the device from Power Down mode.

This device has three Power Down modes, Sleep, 8M-bit Partial and 16M-bit Partial. The selection of Power Down mode can be programmed by series of read/write operation. Each mode has following data retention features.

| Mode | Data Retention | Retention Address |
|-----------------|----------------|--------------------|
| Sleep (default) | No | N/A |
| 8M-bit Partial | 8M bits | 000000h to 07FFFFh |
| 16M-bit Partial | 16M bits | 000000h to 0FFFFFh |

The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to program to Sleep mode after power-up.

Power Down Program Sequence

The program requires total six read/write operations with unique address and data. The device should be in standby mode in the interval between each read/write operation. The following table shows the detail sequence.

| Cycle # | Operation | Address | Data |
|---------|-----------|--------------|-----------------|
| 1st | Read | 3FFFFh (MSB) | Read Data (RDa) |
| 2nd | Write | 3FFFFh | RDa |
| 3rd | Write | 3FFFFh | RDa |
| 4th | Write | 3FFFFh | FFFFh |
| 5th | Write | 3FFFFh | Data Key |
| 6th | Write | 3FFFFh | FFFFh |

The first cycle is to read from most significant address (MSB).

The second and third cycles are to write to MSB. If the second or third cycle is written into the different address, the program is cancelled and the data written by the second or third cycle is valid as a normal write operation. It is recommended to write back the data (RDa) read by first cycle to MSB in order to secure the data.

The fourth to sixth cycles are to write to MSB. The data of fourth and sixth cycles must be "FFFFh" and data of fifth cycle are specific data key for mode selection. If the fourth to sixth cycles are written into different address, the program is also cancelled but write data may not be written as normal write operation.

Once this program sequence is performed from a Partial mode to the other Partial mode, the written data stored in memory cell array may be lost. Therefore, this program should be performed prior to regular read/write operation if Partial Power Down mode is used.

Data Key

The data key has following format.

| Mode | | Data | | | | | | |
|-----------------|-------------|-----------------|-----|-------------|--|--|--|--|
| Mode | DQ15 to DQ2 | DQ ₁ | DQo | Hexadecimal | | | | |
| Sleep (default) | 1 | 1 | 1 | FFFFh | | | | |
| 8M-bit Partial | 1 | 0 | 1 | FFFDh | | | | |
| 16M-bit Partial | 1 | 0 | 0 | FFFCh | | | | |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Va | lue | Unit |
|--|-----------|-------|-------|------|
| | Symbol | Min | Max | |
| Voltage of VDD Supply Relative to Vss* | Vdd | - 0.5 | + 3.6 | V |
| Voltage at Any Pin Relative to Vss* | VIN, VOUT | - 0.5 | + 3.6 | V |
| Short Circuit Output Current | Іоит | - 50 | + 50 | mA |
| Storage Temperature | Тѕтс | - 55 | + 125 | °C |

* : All voltages are referenced to Vss.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Va | alue | llait |
|---------------------------|--------|---------------------------|---------------------------|-------|
| Parameter | Symbol | Min | Мах | Unit |
| Cupply Voltogo*1 | Vdd | 2.6 | 3.1 | V |
| Supply Voltage*1 | Vss | 0 | 0 | V |
| Input High Voltage *1, *2 | Vін | $V_{\text{DD}} 	imes 0.8$ | V _{DD} + 0.2 | V |
| Input Low Voltage *1, *3 | Vı∟ | - 0.3 | $V_{\text{DD}} 	imes 0.2$ | V |
| Ambient Temperature | TA | 0 | + 70 | °C |

*1 : All voltages are referenced to Vss.

*2 : Maximum DC voltage on input and I/O pins are V_{DD} + 0.2 V. During voltage transitions, inputs may overshoot to V_{DD} + 1.0 V for periods of up to 5 ns.

- *3 : Minimum DC voltage on input or I/O pins are -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for periods of up to 5 ns.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ PIN CAPACITANCE

 $(f = 1 \text{ MHz}, T_A = +25 \circ C)$

| Parameter | Symbol | Test conditions | | Unit | | |
|-------------------------------|--------|-----------------|-----|------|-----|------|
| Farameter | Symbol | Test conditions | Min | Тур | Max | Unit |
| Address Input Capacitance | CIN1 | $V_{IN} = 0 V$ | | | 5 | pF |
| Control Input Capacitance | CIN2 | $V_{IN} = 0 V$ | _ | _ | 5 | pF |
| Data Input/Output Capacitance | Сю | V10 = 0 V | | | 8 | pF |

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(Under recommended operating conditions unless otherwise noted)

| Parameter | Symbol | Test conditions | | | Value | | |
|---|--------|---|--|------|-------|------|--|
| Parameter | Symbol | Test conditions | | Min | Max | Unit | |
| Input Leakage Current | lu | $V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$ | | -1.0 | +1.0 | μA | |
| Output Leakage Current | Ilo | $V_{SS} \le V_{OUT} \le V_{DD}$, Output Disable | | | +1.0 | μA | |
| Output High Voltage | Vон | $V_{DD} = V_{DD} Min, I_{OH} = -0.5 mA$ | | 2.4 | | V | |
| Output Low Voltage | Vol | lo∟ = 1 mA | | | 0.4 | V | |
| | DDPS | $V_{DD} = V_{DD} Max$, | Sleep | | 10 | μA | |
| VDD Power Down Current | DDP8 | $V_{IN} = V_{DD} \text{ or } V_{SS},$ | 8M-bit Partial | _ | 100 | μA | |
| | DDP16 | IDDP16 CE2 = Vss | 16M-bit Partial | | 120 | μA | |
| | Idds | $\label{eq:VDD} \frac{V_{\text{DD}} = V_{\text{DD}} \; \text{Max, } V_{\text{IN}} = V_{\text{IH}} \; \text{or} \; V_{\text{IL}}, \\ \overline{CE}1 = CE2 = V_{\text{IH}}$ | | | 1.5 | mA | |
| VDD Standby Current | IDDS1 | $V_{DD} = V_{DD} Max, V_{IN} = V_{DD} or V_{SS},$ | $T_{\text{A}} \leq ~+~85~^{\circ}\text{C}$ | | 200 | μA | |
| | | $\overline{CE1} = CE2 = V_{DD}$ | $T_{\text{A}} \leq ~+~40~^{\circ}\text{C}$ | | 100 | μA | |
| VDD Active Current | IDDA1 | $V_{DD} = V_{DD} Max,$ $V_{IN} = V_{IH} \text{ or } V_{IL},$ | t _{RC} /t _{WC} = Min | | 40 | mA | |
| $\frac{\overline{CE1} = V_{IL} \text{ and } CE2 = V_{IH},}{I_{DDA2}}$ $\frac{\overline{CE1} = V_{IL} \text{ and } CE2 = V_{IH},}{I_{OUT} = 0 \text{ mA}}$ | | $t_{\text{RC}}/t_{\text{WC}} = 1 \ \mu s$ | | 5 | mA | | |
| V _{DD} Page Read Current | Idda3 | $\label{eq:VD} \begin{array}{l} V_{\text{DD}} = V_{\text{DD}} \; Max, \; V_{\text{IN}} = V_{\text{IH}} \; \text{or} \; V_{\text{IL}}, \\ \hline \overline{CE1} = V_{\text{IL}} \; \text{and} \; CE2 = V_{\text{IH}}, \\ \hline I_{\text{OUT}} = 0 \; mA, \; t_{\text{PRC}} = Min \end{array}$ | | _ | 10 | mA | |

Notes : • All voltages are referenced to Vss.

• IDD depends on the output termination, load conditions, and AC characteristics.

• After power on, initialization following power-up timing is required. DC characteristics are guaranteed after the initialization.

• IDDPS, IDDP8, IDDP16, and IDDS1 might be higher for up to 600 ms after power-up or Power Down/standby mode entry.

2. AC Characteristics

(1) Read Operation

| | (Under recommended operating conditions unless otherwise noted | | | | | |
|---|--|-----|------|------|------------|--|
| Parameter | Symbol | Va | lue | Unit | Notes | |
| Farameter | Symbol | Min | Max | Unit | NOICES | |
| Read Cycle Time | trc | 65 | 1000 | ns | *1, *2 | |
| CE1 Access Time | tce | | 65 | ns | *3 | |
| OE Access Time | toe | | 40 | ns | *3 | |
| Address Access Time | taa | | 65 | ns | *3, *5 | |
| LB, UB Access Time | tва | | 30 | ns | *3 | |
| Page Address Access Time | t paa | | 20 | ns | *3, *6 | |
| Page Read Cycle Time | tprc | 20 | 1000 | ns | *1, *6, *7 | |
| Output Data Hold Time | tон | 3 | | ns | *3 | |
| CE1 Low to Output Low-Z | tcLz | 5 | | ns | *4 | |
| OE Low to Output Low-Z | toLz | 10 | | ns | *4 | |
| LB, UB Low to Output Low-Z | tBLZ | 0 | | ns | *4 | |
| CE1 High to Output High-Z | tснz | | 12 | ns | *3 | |
| OE High to Output High-Z | tонz | | 12 | ns | *3 | |
| LB, UB High to Output High-Z | tвнz | | 12 | ns | *3 | |
| Address Setup Time to $\overline{CE1}$ Low | tasc | -6 | | ns | | |
| Address Setup Time to OE Low | taso | 10 | | ns | | |
| Address Invalid Time | tax | | 10 | ns | *5, *8 | |
| Address Hold Time from CE1 High | tснан | -6 | | ns | *9 | |
| Address Hold Time from OE High | tонан | -6 | | ns | | |
| $\overline{\text{WE}}$ High to $\overline{\text{OE}}$ Low Time for Read | twhol | 10 | 1000 | ns | *10 | |
| CE1 High Pulse Width | tcp | 10 | | ns | | |

(Index recommended operating conditions unless otherwise acted)

*1 : Maximum value is applicable if $\overline{CE1}$ is kept at Low without change of address input of A₂₁ to A₃.

*2 : Address should not be changed within minimum tRC.

- *3 : The output load 50 pF.
- *4 : The output load 5 pF.
- *5 : Applicable to A_{21} to A_3 when $\overline{CE1}$ is kept at Low.
- *6 : Applicable only to A₂, A₁ and A₀ when $\overline{CE1}$ is kept at Low for the page address access.
- *7 : In case page read cycle is continued with keeping $\overline{CE1}$ stays Low, $\overline{CE1}$ must be brought to High within 4 μs. In other words, page read cycle must be closed within 4 μs.
- *8 : Applicable when at least two of address inputs among applicable are switched from previous state.
- *9 : trc(Min) and tPRC(Min) must be satisfied.
- *10 : If the actual value of twhol is shorter than specified minimum values, the actual tak of following Read may become longer by the amount of subtracting the actual value from the specified minimum value.

(2) Write Operation

| (Under recommended operating conditions unless otherwise noted) | | | | | | | | |
|---|-----------------|-----|-------|------|--------|--|--|--|
| Parameter | Symbol | Va | Value | | Notes | | | |
| ratameter | Symbol | Min | Мах | Unit | Notes | | | |
| Write Cycle Time | twc | 65 | 1000 | ns | *1, *2 | | | |
| Address Setup Time | tas | 0 | _ | ns | *3 | | | |
| CE1 Write Pulse Width | tcw | 40 | _ | ns | *2, *3 | | | |
| WE Write Pulse Width | twp | 40 | — | ns | *2, *3 | | | |
| LB, UB Write Pulse Width | tвw | 40 | — | ns | *2, *3 | | | |
| LB, UB Byte Mask Setup Time | tвs | – 5 | — | ns | *4 | | | |
| LB, UB Byte Mask Hold Time | tвн | – 5 | — | ns | *5 | | | |
| Write Recovery Time | twr | 0 | — | ns | *2, *6 | | | |
| CE1 High Pulse Width | t _{CP} | 10 | _ | ns | | | | |
| WE High Pulse Width | twнp | 10 | 1000 | ns | *7 | | | |
| LB, UB High Pulse Width | tвнр | 10 | 1000 | ns | *7 | | | |
| Data Setup Time | tos | 12 | — | ns | | | | |
| Data Hold Time | tон | 0 | — | ns | | | | |
| OE High to CE1 Low Setup Time for Write | tohcl | -5 | | ns | *8 | | | |
| OE High to Address Setup Time for Write | toes | 0 | | ns | *9 | | | |

*1 : Maximum value is applicable if CE1 is kept at Low without any address change.

*2 : The sum of actual write pulse (tcw,twp or tBw) and actual write recovery time (twR) must be equal or greater than specified minimum twc.

- *3: Write pulse is defined from High to Low transition of CE1, WE, LB or UB, whichever occurs last.
- *4 : Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of CE1 or WE whichever occurs last.
- *5 : Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of CE1 or WE whichever occurs first.
- *6 : Write recovery is defined from Low to High transition of CE1, WE, LB or UB, whichever occurs first.
- *7: Maximum values of twhe and tehe are applicable to Output Disable mode when CE1 = L, WE = OE = H after write operation. Refer to "(7) Write Timing 2 (WE Control)" in "■TIMING DIAGRAMS".
- *8 : If \overline{OE} is Low after minimum torect, read cycle is initiated. In other words, \overline{OE} must be brought to High within 5 ns after $\overline{CE1}$ is brought to Low.
- *9 : If \overline{OE} is Low after a new address input, read cycle is initiated. In other words, \overline{OE} must be brought to High at the same time or before the new address valid.

(3) Power Down Parameters

(Under recommended operating conditions unless otherwise noted)

| Parameter | Symbol | Value | | Unit | Notes |
|--|-------------------|-------|-----|------|-------|
| | | Min | Max | Onit | Notes |
| CE2 Low Setup Time for Power Down Entry | tcsp | 10 | | ns | |
| CE2 Low Hold Time after Power Down Entry | t _{C2LP} | 65 | | ns | |
| CE1 High Hold Time following CE2 High after Power Down Exit [Sleep mode only] | tснн | 300 | | μs | *1 |
| CE1 High Hold Time following CE2 High after Power Down Exit [not in Sleep mode] | tсннр | 70 | | ns | *2 |
| CE1 High Setup Time following CE2 High after Power Down Exit | tснs | 0 | | ns | *1 |

*1 : Applicable also to power-up.

*2 : Applicable when Partial mode is set.

(4) Other Timing Parameters

(Under recommended operating conditions unless otherwise noted)


| Parameter | Symbol | Value | | Unit | Notes |
|--|-------------------|-------|-----|------|-------|
| r arameter | | Min | Max | Onit | Notes |
| $\overline{CE1}$ High to \overline{OE} Invalid Time for Standby Entry | t chox | 5 | | ns | |
| \overline{CE} 1 High to \overline{WE} Invalid Time for Standby Entry | t chwx | 5 | | ns | *1 |
| CE2 Low Hold Time after Power-up | t _{C2LH} | 50 | | μs | |
| CE1 High Hold Time following CE2 High after Power-up | tснн | 300 | | μs | |
| Input Transition Time | t⊤ | 1 | 25 | ns | *2 |

*1 : Some data might be written into any address location if tcHwx(Min) is not satisfied.

*2 : The Input Transition Time (t_T) at AC testing is 5 ns as shown in below. If actual t_T is longer than 5 ns, it may violate AC specification of some timing parameters.


(5) AC Test Conditions


| Parameter | Symbol | Test Setup | Value | Unit |
|--------------------------------|--------|---------------------|----------------------------|------|
| Input High Voltage | VIH | | $V_{\text{DD}} \times 0.8$ | V |
| Input Low Voltage | VIL | | $V_{\text{DD}} 	imes 0.2$ | V |
| Input Timing Measurement Level | VREF | | $V_{\text{DD}} 	imes 0.5$ | V |
| Input Transition Time | t⊤ | Between VIL and VIH | 5 | ns |



■ TIMING DIAGRAMS


(1) Read Timing 1 (Basic Timing)






(2) Read Timing 2 (OE Control & Address Access)


MB82DP04184E-65L



(3) Read Timing 3 (LB, UB Byte Control Access)




(4) Read Timing 4 (Page Address Access after CE1 Control Access)



(5) Read Timing 5 (Random and Page Address Access)


(6) Write Timing 1 (Basic Timing)




/,


twc twc Address À Address Valid \bigotimes Address Valid E) **→** tohah CE1 Low tas twp twR tas twp twR WE twhp $\overline{LB}, \overline{UB}$ toes ŌĒ 1 tonz tDS tdн tDS

(7) Write Timing 2 (WE Control)




(8) Write Timing 3-1 (WE, LB, UB Byte Write Control)






(9) Write Timing 3-2 (WE, LB, UB Byte Write Control)





(10) Write Timing 3-3 (WE, LB, UB Byte Write Control)



(11) Write Timing 3-4 (WE, LB, UB Byte Write Control)


(12) Read / Write Timing 1-1 (CE1 Control)







(13) Read / Write Timing 1-2 (CE1, WE, OE Control)









(16) Power-up Timing 1




(17) Power-up Timing 2




(18) Power Down Entry and Exit Timing





(20) Power Down Program Timing





- *1 : The all address inputs must be High from Cycle #1 to #6.
- *2 : The data key must conform to the format specified in "
 POWER DOWN". If not, the operation and data are not guaranteed.
- *3 : After tcp following Cycle #6, the Power Down program is completed and returned to the normal operation.
- *4 : Byte read or write is available in addition to word read or write. At least one byte control signal (LB or UB) needs to be Low.

■ ORDERING INFORMATION

| Part Number | Package |
|---------------------|---------------------------------------|
| MB82DP04184E-65LTBG | 71-ball plastic FBGA (BGA-71P-M03) |

PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.